Clock profile switcher for timing-sensitive software and test harnesses, enabling controlled transitions between true legacy rates and turbo operation.
Alan Hightower identified a race condition with the rev 3 during NetPi-IDE development: IDE read/write lines were de-asserted before the latch interface completed its operations. This only manifested with very fast IDE devices. The fix was verified with an HP 1650A logic analyzer.